28
you are viewing a single comment's thread
view the rest of the comments
view the rest of the comments
this post was submitted on 15 Oct 2024
28 points (96.7% liked)
Open Source
31712 readers
220 users here now
All about open source! Feel free to ask questions, and share news, and interesting stuff!
Useful Links
- Open Source Initiative
- Free Software Foundation
- Electronic Frontier Foundation
- Software Freedom Conservancy
- It's FOSS
- Android FOSS Apps Megathread
Rules
- Posts must be relevant to the open source ideology
- No NSFW content
- No hate speech, bigotry, etc
Related Communities
- !libre_culture@lemmy.ml
- !libre_software@lemmy.ml
- !libre_hardware@lemmy.ml
- !linux@lemmy.ml
- !technology@lemmy.ml
Community icon from opensource.org, but we are not affiliated with them.
founded 5 years ago
MODERATORS
Is that true? I thought that pairs of USB-A ports shared the same PCIe lanes, and USB-C each got their own set?
Edit: thinking about it a bit more, I suppose it could depend on how the SOC/chipset allocates those lanes, but in my experience when writing a single USB I'm usually limited by the thermals of the USB, and writing well below the speed of the port. I suppose if you were writing many at once (or if your USBs were nice) that could bottleneck on the port speed.